

A close-up photograph of a printed circuit board (PCB) with various electronic components. The board is green and features several integrated circuits (ICs) and passive components. Labels such as 'U3', 'C108', 'C107', 'C113', 'C112', and 'U5' are visible. A large, multi-pin connector is prominent in the center. The background is blurred, showing other parts of the board and components.

MB61
IDTV
SERVICE MANUAL

TABLE OF CONTENTS

1.	INTRODUCTION.....	4
1.1.	General Block Diagram.....	5
1.2.	MB61 Placement of Blocks.....	6
1.	TUNER(TU102).....	7
1.1.	General description of Samsung DTOS403LH121B:.....	7
1.2.	Features of DTOS403LH121B:.....	7
1.3.	Pinning:.....	8
2.	SAW FILTER – Audio – Epcos K9656M(Z101).....	9
2.1.	Standart.....	9
2.2.	Features.....	9
2.3.	Pin configuration.....	9
2.4.	Frequency response.....	9
3.	SAW FILTER – Video – Epcos K3958M(Z102).....	10
3.1.	Standart.....	10
3.2.	Features.....	10
3.3.	Frequency response.....	11
4.	AUDIO AMPLIFIER STAGE WITH MAX9736.....	12
4.1.	General Description.....	12
4.2.	Features.....	12
4.3.	Absolute Ratings.....	13
4.3.1.	Electrical Characteristics.....	13
4.4.	Pinning.....	16
5.	POWER STAGE.....	17
6.	MICROCONTROLLER – MSTAR(U157).....	19
	MSD9WB7GX-LF-2.....	19
6.1.	MSTAR Block Diagram.....	22
6.2.	Reset Circuit.....	23
7.	CI INTERFACE.....	23
7.1	Block Diagram.....	23
7.1	CI Interface Power Switch.....	23
8.	USB INTERFACE.....	24
9.	DDR2 SDRAM 8M × 4 BANKS × 16 BIT (W9751G6JB) (U154, U155).....	24
9.1.	General Description.....	24
9.2.	Features.....	25
9.3.	Electrical Characteristics.....	25
9.4.	Pinning.....	26
	Headphone Amplifier-TDA1308.....	27
	Demodulators.....	28
	MSB1210.....	28
	MSB1222.....	30
	CXD2820D.....	31
10.	SERVICE MENU SETTINGS.....	33
10.1.	Video Settings.....	34
10.2.	Audio Settings.....	35
10.3.	Options.....	36
10.4.	Tuning Settings.....	38
10.5.	Source Settings.....	39
10.6.	Diagnostic.....	40

10.7.	USB Operations.....	40
11.	SOFTWARE UPDATE.....	41
12.	TROUBLESHOOTING	42
12.1.	No Backlight Problem.....	42
12.2.	CI Module Problem.....	43
12.3.	Led Blinking Problem.....	45
12.4.	IR Problem	46
12.5.	Keypad Touchpad Problems	46
12.6.	USB Problems	47
12.7.	No Sound Problem	48
12.8.	No Sound Problem at Headphone.....	48
12.9.	Standby On/Off Problem.....	49
	DVD Problems	49
12.10.	No Signal Problem	50

1. INTRODUCTION

17MB61 mainboard is driven by MSD9WB7GX-LF-2. This IC is capable of handling Video and audio processing, Scaling-Display processing, 3D comb filter, OSD and text processing, LVDS transmitting, channel and MPEG2/4 decoding.


TV supports PAL, SECAM, NTSC colour standards and multiple transmission standards as B/G, D/K, I/I', and L/L' including German and NICAM stereo. Also DVB T, DVB-C are supported external demodulators.

Sound system output is supplying max. 2x8W (10%THD) for stereo 8Ω speakers.

Supported peripherals are:

- 1 RF input VHF I, VHF III, UHF @ 75Ohm(Common)
- 1 Side AV (CVBS, R/L_Audio)
- 2 SCART socket(Common)
- 1 YPbPr (Common)
- 1 PC input(Common)
- 4 HDMI 1.3 input(2 HDMI inputs are common, 4 inputs are optional)
- 1 S/PDIF output(Common)
- 1 Headphone(Common)
- 1 Common interface(Common)
- 2 USB(Common)
- 1 DVD(Optional)
- 1 On-board Keypad(Optional)
- 1 External Keypad(Optional)
- 1 External TouchPad(Optional)

1.2. MB61 Placement of Blocks



- UHF CH. E21 ~ E69 (474 MHz ~ 858 MHz)
- Receiving Channel (PAL, Picture carrier frequency):
 - VHF Low CH. E2 ~ S10 (48.25MHz ~ 168.25MHz)
 - VHF High CH. E5 ~ S41 (175.25MHz ~ 463.25MHz)
 - UHF CH. E21 ~ E70 (471.25MHz ~ 863.25MHz)
- Intermediate Frequency:
 - Digital(center) DVB-T (36.167 MHz)
 - Digital(center) DVB-C (36.125 MHz)
 - Analog(picture) 38.9 MHz
- Input Impedance: 75Ω, Unbalanced
- Band Change-Over System
- PLL Control System
- Tuning System
 - Electronic Tuning System With PLL
- Internal(or External) RF AGC function
 - Built in wideband AGC detector with 6 programmable take-over points

1.3. Pinning:

Pin no.	Terminal Name	Pin Description
1	Ant Power	Active Antenna Power
2	B+	+5V, Supply Voltage (Preamplifier, DC/DC)
3	RF AGC	RF AGC (internal or external mode)
4	CL	I2C Serial Clock
5	DA	I2C Serial Clock
6	BP	+5V, Supply Voltage (RF Amp, PLL, IF Amp)
7	BT(T.P)	+33V, within DC/DC circuit
8	AS	I2C Address Selection of the PLL
9	IF AGC	Control voltage for the IF AGC
10	IF OUT +	Output 2 of the IF Amplifier
11	IF OUT -	Output 1 of the IF Amplifier
12	AIF Output	IF output of the Analog BroadBand

2. SAW FILTER – Audio – Epcos K9656M(Z101)

2.1. Standart


- B/G
- D/K
- I
- L/L'

2.2. Features

- TV IF audio filter with two channels
- Channel 1 (L') with one pass band for sound carriers at 40,40 MHz (L') and 39,75 MHz (L'-NICAM)
- Channel 2 (B/G,D/K,L,I) with one pass band for sound carriers between 32,35 MHz and 33,40 MHz


2.3. Pin configuration

- 1 Input
- 2 Switching input
- 3 Chip carrier - ground
- 4 Output
- 5 Output




2.4. Frequency response

Frequency response of channel 1



Frequency response of channel 2



3. SAW FILTER – Video – Epcos K3958M(Z102)

3.1. Standart


- B/G
- D/K
- I
- L/L'

3.2. Features



- TV IF filter with Nyquist slopes at 33.90 MHz and 38.90 MHz
- Constant group delay

Pin configuration:

- 1 Input
- 2 Input - ground
- 3 Chip - carrier ground
- 4 Output
- 5 Output



3.3. Frequency response



4. AUDIO AMPLIFIER STAGE WITH MAX9736

4.1. General Description

The MAX9736A/B Class D amplifiers provide high-performance, thermally efficient amplifier solutions. The MAX9736A delivers 2 x 15W into 8Ω loads, or 1 x 30W into a 4Ω load. The MAX9736B delivers 2 x 6W into 8Ω loads or 1 x 12W into a 4Ω load. These devices are pin-for-pin compatible, allowing a single audio design to work across a broad range of platforms, simplifying design efforts, and reducing PCB inventory.

Both devices operate from 8V to 28V and provide a high PSRR, eliminating the need for a regulated power supply. The MAX9736 offers up to 88% efficiency at 12V supply.

Pin-selectable modulation schemes select between filterless modulation and classic PWM modulation. Filterless modulation allows the MAX9736 to pass CE EMI limits with 1m cables using only a low-cost ferrite bead and capacitor on each output. Classic PWM modulation is optimized for best audio performance when using a full LC filter.

A pin-selectable stereo/mono mode allows stereo operation into 8Ω loads or mono operation into 4Ω loads. In mono mode, the right input op amp becomes available as a spare device, allowing flexibility in system design.

Comprehensive click-and-pop reduction circuitry minimizes noise coming into and out of shutdown or mute. Input op amps allow the user to create summing amplifiers, lowpass or highpass filters, and select an optimal gain.

The MAX9736A/B are available in 32-pin TQFN packages and specified over the -40°C to +85°C temperature range.

4.2. Features

Wide 8V to 28V Supply Voltage Range

- ◆ Spread-Spectrum Modulation Enables Low EMI Solution
- ◆ Passes CE EMI Limits with Low-Cost Ferrite Bead/Capacitor Filter
- ◆ Low BOM Cost, Pin-for-Pin Compatible Family
- ◆ High 67dB PSRR at 1kHz Reduces Supply Cost
- ◆ 88% Efficiency Eliminates Heatsink
- ◆ Thermal and Output Current Protection
- ◆ < 1μA Shutdown Mode
- ◆ Mute Function
- ◆ Space-Saving, 7mm x 7mm x 0.8mm, 32-Pin TQFN Package

4.3. Absolute Ratings

4.3.1. Electrical Characteristics

($V_{PVDD} = 20V$, $V_{VS} = 5V$, $AGND = PGND = 0V$, $V_{MOD} = V_{SHDN} = V_{MUTE} = 5V$, $REGEN = MONO = AGND$, $C1 = 0.1\mu F$, $C2 = 1\mu F$, $R_{IN_} = 20k\Omega$ and $R_{FB_} = 20k\Omega$, $R_L = \infty$, AC measurement bandwidth 22Hz to 22kHz, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Notes 4, 5)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
AMPLIFIER DC CHARACTERISTICS						
Speaker Supply Voltage Range	PVDD	Inferred from PSRR test	8		28	V
Preamplifier Supply Voltage Range	VS	(Notes 1 and 7)	4.5		5.5	V
Undervoltage Lockout	UVLO			7		V
Quiescent Supply Current	I _{PVDD}	R _L = ∞, V _{REGEN} = 5V, V _{VS} = open	T _A = +25°C	30	45	mA
			T _A = T _{MIN} to T _{MAX}		50	
	I _{VS}	R _L = ∞, V _{REGEN} = 0V, V _{VS} = 5V	T _A = +25°C	14	20	mA
			T _A = T _{MIN} to T _{MAX}		22	
Shutdown Supply Current	I _{SHDN}	V _{SHDN} = 0V	I _{PVDD}	1	10	μA
			I _{VS}		10	
REG Voltage	V _{REG}			4.2		V
Preregulator Voltage	VS	Internal regulated 5V, V _{REGEN} = 5V		4.8		V
COM Voltage	V _{COM}		1.9	2.05	2.2	V
INPUT AMPLIFIER CHARACTERISTICS						
Capacitive Drive	C _L			30		pF
Output Swing (Note 6)		Sinking ±1mA		±2		V
Open-Loop Gain	A _{VO}	V _{FB_} = V _{COM} ±500mV, R _{FB_} = 20kΩ to IN ₋		88		dB
Input Offset Voltage	V _{OS}			±1		mV

ELECTRICAL CHARACTERISTICS (continued)

($V_{PDD} = 20V$, $V_{VS} = 5V$, $AGND = PGND = 0V$, $V_{MOD} = V_{SHEN} = V_{MUTE} = 5V$, $REGEN = MONO = AGND$, $C1 = 0.1\mu F$, $C2 = 1\mu F$, $R_{NL} = 20k\Omega$ and $R_{FB} = 20k\Omega$, $R_L = \infty$, AC measurement bandwidth 22Hz to 22kHz, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Notes 4, 5)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Amplifier Slew Rate					2.5		V/ μs
Input Amplifier Unity-Gain Bandwidth					3.5		MHz
AMPLIFIER CHARACTERISTICS							
Output Amplifier Gain (Note 8)	A_V	MAX9736A		16.5	17	17.5	dB
		MAX9736B		13.1	13.6	14.1	
Output Current Limit				3.3	4.6		A
Output Offset	V_{OS}	OUT_+ to OUT_-, $T_A = +25^\circ C$			± 2	± 10	mV
Power-Supply Rejection Ratio	PSRR	PVDD = 8V to 28V, $T_A = +25^\circ C$		65	60		dB
		$f = 1kHz$, 100mVp.p ripple			67		
MAX9736A Output Power (THD+N = 1%)	$P_{OUT_1\%}$	PVDD = 12V	Stereo	$R_L = 8\Omega$	6		W
				$R_L = 4\Omega$	13		
		PVDD = 16V	Stereo	$R_L = 8\Omega$	13.5		
				$R_L = 4\Omega$	27		
		PVDD = 24V	Stereo	$R_L = 8\Omega$	13.5		
				$R_L = 4\Omega$	27		
MAX9736B Output Power (THD+N = 1%)	$P_{OUT_1\%}$	PVDD = 12V	Stereo	$R_L = 8\Omega$	6		W
				$R_L = 4\Omega$	11		
		PVDD = 16V	Stereo	$R_L = 8\Omega$	6		
				$R_L = 4\Omega$	12		
		PVDD = 24V	Stereo	$R_L = 8\Omega$	6		
				$R_L = 4\Omega$	12		
MAX9736A Output Power (THD+N = 10%)	$P_{OUT_10\%}$	PVDD = 12V	Stereo	$R_L = 8\Omega$	10		W
				$R_L = 4\Omega$	16		
		PVDD = 16V	Stereo	$R_L = 8\Omega$	17.5		
				$R_L = 4\Omega$	35		
		PVDD = 24V	Stereo	$R_L = 8\Omega$	17.5		
				$R_L = 4\Omega$	35		
MAX9736B Output Power (THD+N = 10%)	$P_{OUT_10\%}$	PVDD = 12V	Stereo	$R_L = 8\Omega$	7.5		W
				$R_L = 4\Omega$	14		
		PVDD = 16V	Stereo	$R_L = 8\Omega$	7.5		
				$R_L = 4\Omega$	15		
		PVDD = 24V	Stereo	$R_L = 8\Omega$	7.5		
				$R_L = 4\Omega$	15		

ELECTRICAL CHARACTERISTICS (continued)

(V_{PVDD} = 20V, V_{YS} = 5V, AGND = PGND = 0V, V_{MOD} = V_{SHDN} = V_{MUTE} = 5V, REGEN = MONO = AGND, C1 = 0.1μF, C2 = 1μF, R_{INL} = 20kΩ and R_{FB} = 20kΩ, R_L = ∞, AC measurement bandwidth 23Hz to 22kHz, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Notes 4, 5)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Total Harmonic Distortion Plus Noise	THD+N	MAX9736A, P _{OUT} = 4W, f = 1kHz, PWM modulation mode, R _L = 8Ω		0.04			%
		MAX9736B, P _{OUT} = 2W, f = 1kHz, PWM modulation mode, R _L = 8Ω		0.04			
Signal-to-Noise Ratio	SNR	A-weighted	MAX9736A, P _{OUT} = 8W, R _L = 8Ω	96.5			dB
			MAX9736B, P _{OUT} = 6W, R _L = 8Ω	97			
Noise	V _N	A-weighted (Note 9)	MAX9736A	120			μV _{RMS}
			MAX9736B	100			
Crosstalk		L to R, R to L, P _{OUT} = 1W, f = 1kHz, R _L = 8Ω		100			dB
Efficiency	η	P _{OUT} = 6W, MAX9736A, P _{VDD} = 12V, R _L = 8Ω		88			%
Click-and-Pop Level	KCP	Peak voltage, 32 samples/second, A-weighted (Notes 9 and 10)	Into mute	36			dBV
			Out of mute	36			
Switching Frequency			270	300	330	kHz	
Spread-Spectrum Bandwidth			±4			kHz	
Thermal Shutdown Level			160			°C	
Thermal Shutdown Hysteresis			30			°C	
Turn-On Time	t _{ON}		110			ms	
DIGITAL INTERFACE							
Input Voltage High	V _{INH}		2			V	
Input Voltage Low	V _{INL}		0.8			V	
Input Voltage Hysteresis			50			mV	
Input Leakage Current			±10			μA	

Note 4: All devices are 100% production tested at +25°C. All temperature limits are guaranteed by design.

Note 5: Stereo mode (MONO = GND) specified with 8Ω resistive load in series with a 68μH inductive load connected across BTL outputs. Mono mode (MONO = 5V) specified with a 4Ω resistive load in series with a 33μH inductive load connected across BTL outputs.

Note 6: Output swing is specified with respect to V_{COM}.

Note 7: For typical applications, an external 5V supply is not required. Therefore, set REGEN = 5V. If thermal performance is a concern, set REGEN = 0V and provide an external regulated 5V supply.

Note 8: Output amplifier gain is defined as:

$$20 \times \log \left(\frac{I(V_{OUT+}) - (V_{OUT-})I}{I_{FB-}} \right)$$

Note 9: Amplifier inputs AC-coupled to GND.

Note 10: Specified at room temperature with an 8Ω resistive load in series with a 68μH inductive load connected across BTL outputs. Mode transitions controlled by $\overline{\text{SHDN}}$ control pin.

4.4. Pinning

PIN	NAME	FUNCTION
1, 2	OUTL-	Left-Channel Negative Speaker Output
3	BOOT	Charge-Pump Output. Connect a 1 μ F charge-pump holding capacitor from BOOT to PGND.
4	MONO	Mono Select. Set MONO high for mono mode, low for stereo mode.
5	FBL	Left-Channel Feedback. Connect feedback resistor between FBL and INL to set amplifier gain.
6	INL	Stereo Left-Channel Inverting Input. In mono mode, INL is the inverting audio input for the mono amplifier.
7, 8, 17	N.C.	No Connection. Not internally connected. OK to connect to PGND.
9	MUTE	Mute Input. Drive MUTE low to place the device in mute mode.
10	SHDN	Shutdown Input. Drive SHDN low to place the device in shutdown mode.
11	REGEN	Internal Regulator Enable Input. Connect REGEN to SHDN to enable the internal regulator. Drive REGEN low to disable the internal regulator, and supply the device with an external 5V supply on VS. See the <i>Power-Supply Sequencing</i> section.
12	COM	Internal 2V Bias. Bypass COM to AGND with a 1 μ F capacitor.
13, 14	AGND	Analog Ground
15	REG	Internal Regulator Output. Bypass REG to AGND with a 1 μ F capacitor.
16	VS	5V Regulator Supply. Bypass VS to AGND with a 1 μ F capacitor. If REGEN is low, the internal regulator is disabled, and an external 5V supply must be connected to VS. See the <i>Power-Supply Sequencing</i> section.
18	INR	Stereo Right-Channel Inverting Audio Input. In mono mode, INR is the inverting audio input for the uncommitted preamplifier (see the <i>Mono Configuration</i> section for more details).
19	FBR	Right-Channel Feedback. Connect feedback resistor between FBR and INR to set amplifier gain.
20	MOD	Output Modulation Select. Sets the output modulation scheme: V _{MOD} = Low, classic PWM/fixed-frequency mode V _{MOD} = High, filterless modulation/spread-spectrum mode
21	C1N	Charge-Pump Flying-Capacitor Negative Terminal
22	C1P	Charge-Pump Flying-Capacitor Positive Terminal
23, 24	OUTR-	Right-Channel Negative Speaker Output
25, 26	OUTR+	Right-Channel Positive Speaker Output
27, 30	PVDD	Power Supply. Bypass each PVDD pin to ground with 0.1 μ F capacitors. Also, use a single 220 μ F capacitor between PVDD and PGND.
28, 29	PGND	Power Ground
31, 32	OUTL+	Left-Channel Positive Speaker Output
—	EP	Exposed Pad. Must be externally connected to PGND.


5. POWER STAGE


17MB61 General power management block diagram is shown below:

Voltage	Total Current	
3V3	925mA	
3V3 stby	10mA	
5V	2800mA	1500mA PANEL
5V stby	20mA	
1V8	800mA	
1V26	1060mA	
12V	1500mA	PANEL
24V	8250mA	BACKLIGHT

Table 9: Power Consumption


- 1) These values calculated from max. ratings of existing panels. Meaning values will be lower than calculated values.
- 2) Total consumption value does not contain the CCFL consumption.






Power Domain

STP3
W_ADAPTER



STP1 common



Power ICs

6. MICROCONTROLLER – MSTAR(U157)

MSD9WB7GX-LF-2

GENERAL DESCRIPTION

The MSD9WB7GX-2 is a highly integrated controller IC for LCD/PDP DTV applications with resolutions up to WUXGA (1920x1200). It is configured with an integrated triple-ADC/PLL, a multi-standard TV video and audio decoder, a motion adaptive video de-interlacer, a scaling engine, the MStarACE-3 color engine, an advanced 2D graphics engine, a transport processor, a high-definition (HD) MPEG video decoder, a high-definition (HD) H.264 video decoder, a Real Video decoder, a JPEG video decoder, a MPEG-4 decoder, and a 24-bit DSP for MPEG audio decoding, a DVI/HDCP/HDMI receiver, and a peripheral control unit providing a variety of HDTV control functions.

For digital TV application, the MSD9WB7GX-2 comprises an MPEG-2 transport processor with advanced section filtering capability, an MPEG-2 (MP@HL profile) video decoder, a MPEG-4 decoder, a H.264 video decoder, and an audio DSP decoder for MPEG audio streams, MPEG layer I and II digital audio decoder with analog audio outputs that are designed to support existing and future DVB-T programs while handling conditional access. Furthermore, it is also possible to decode JPEG, Real Video streams, and MP3 formats from external sources such as USB interface.

For analog TV, the MSD9WB7GX-2 includes NTSC/PAL/SECAM multi-standard video decoder comprising a 3D motion adaptive comb filter and time-based correction, and a NICAM/A2 audio decoder to support worldwide television standards. The MSD9WB7GX-2 is also configured with a VBI processor to decode digital information such as Close Caption/V-chip/teletext/WSS/CGMS-A/VPS. In addition, the MStar advanced LCD TV processor enhances video quality, motion adaptive de-interlacer, picture quality adjustment units, and MStarACE-3 color engine.

With USB 2.0 host controllers, UART, IR, SPI, I2C, and PWM, the MSD9WB7GX-2 fulfills all requirements in advanced DTV sets. Furthermore, MSD9WB7GX-2 can access files from networks with embedded Ethernet MAC and external PHY via the MII/RMII interface. To reduce system costs, the MSD9WB7GX-2 also integrates intelligent power management control capability for green-mode requirements and spread-spectrum support for EMI management.

The MSD9WB7GX-LF-2 is composed of several modules:

High performance micro-processor

- Embedded micro-processor supports Linux operating system
- Interrupt controller
- Supports ISP
- Three full duplex UARTs
- DMA engine to speed up large data movement

Transport Stream De-multiplexer

- Two external TS inputs and one internal TS data path
- Supports both parallel and serial TS interface, with or without sync signal
- Maximum TS data rate is 104 Mb/sec for serial or 13 MB/sec for parallel
- 32 general purpose PID filters and section filters for each transport stream de-multiplexer
- One video PES and one audio PES channel
- Supports MHEG5, DVB subtitle and digital teletext
- Supports additional audio/video/PCR filters
- Supports TS DMA channel for time-shift
- Supports AES encryption/decryption

MPEG-2 A/V Decoder

- ISO/IEC 13818-2 MPEG-2 video MP@HL
- Automatic frame rate conversion
- Supports resolution in HDTV (1080i, 720p) and SDTV
- Supports MPEG-1, MPEG-2 (Layer I/II), Dolby1 Digital (AC-3), and AAC audio decoding
- Supports Dolby Digital Plus (E-AC-3)2 decoding, and Dolby Digital Compatible Output (DDCO) for HE-AAC to DD transcodingOptional

MPEG-4 Video Decoder

- ISO/IEC 14496-2 MPEG-4 ASP video decoding
- Supports resolution in HDTV (1080p@30fps)
- Supports DivX3 Home Theater or HD profileOptional

H.264 Decoder

- ITU-T H.264, ISO/IEC 14496-10 (main and high profile up to level 4.0) video decoding
- Supports resolutions for all DVB, ATSC, HDTV, DVD and VCD
- Supports resolution up to 1080p@30fps
- Supports CABAC and CAVLC stream types
- Processing of ES and PES streams, extractions and provision of time stamps

RealMedia DecoderOptional

- Supports maximum resolution up to 720p@30fps
- Supports RV8, RV9, RV10, RA8-LBR and HE-AAC decoders
- Supports file formats with RM and RMVB
- Supports Picture Re-sampling
- Supports in-loop de-block for B-frame

Hardware JPEG

- Supports sequential mode, single scan
- Supports both color and grayscale picture
- Operates in scan unit; hardware decoder will handle the bit stream after scan header
- Supports programmable region of interest (ROI)
- Supports format: 422/411/420/444/422T
- Decoded picture will be stored in DRAM with UYVY format
- Supports scaling down ratio: 1/2, 1/4, 1/8, applied to height and width simultaneously
- Supports picture rotation

NTSC/PAL/SECAM Video Decoder

- Supports NTSC-M, NTSC-J, NTSC-4.43, PAL (B, D, G, H, M, N, I, Nc), and SECAM
- Automatic TV standard detection
- Motion adaptive 3D comb filter for NTSC/PAL
- Eight configurable CVBS & Y/C S-video inputs
- Supports Teletext level-1.5, Closed Caption (analog CC 608/ analog CC 708/digital CC 608/digital CC 708), V-chip and SCTE
- Two CVBS video outputs

Multi-Standard TV Sound Processor

- Supports BTSC/A2/EIA-J demodulation in NTSC and A2/NICAM/FM/AM demodulation in PAL
- Supports MTS Mode Mono/Stereo/SAP in BTSC/EIA-J and Mono/Stereo/Dual in A2/NICAM
- L/R audio line-in x6 and SIF audio input
- L/R speaker and 2 additional L/R audio line-out
- Built-in audio sampling rate conversion (SRC)
- Built-in audio ADC
- Built-in audio DAC's
- Audio processing for loudspeaker channel, including volume, balance, mute, tone, EQ, virtual stereo/surround, and treble/bass
- Advanced soundOpti onal available (Dolby, SRS1, BBE2... etc)
- Supports digital audio format decoding:
 - MPEG-1, MPEG-2 (Layer III), MP3, AC-3 (Dolby Digital), AAC-LC, WMA
 - E-AC-3 (Dolby Digital Plus) decoding and E-AC-3 to AC-3 conversion at the same time

Digital Audio Interface

- I2S digital audio input & output
- S/PDIF digital audio input & output
- HDMI audio channel processing capability
- Programmable delay for audio/video synchronization

Analog RGB Compliant Input Ports

- Three analog ports support up to 1080P
- Supports PC RGB input up to SXGA@75Hz
- Supports HDTV RGB/YPbPr/YCbCr
- Supports Composite Sync and SOG (Sync-on-Green) separator
- Automatic color calibration

Auto-Configuration/Auto-Detection

- Auto input signal format and mode detection
- Auto-tuning function including phasing, positioning, offset, gain, and jitter detection
- Sync Detection for H/V Sync

DVI/HDCP/HDMI Compliant Input Port

- Three DVI/HDCP/HDMI input ports support up to 225MHz @ 1080P 60Hz with 12-bit deep-color resolution
- Single link on-chip DVI 1.0 compliant receiver
- High-bandwidth Digital Content Protection (HDCP) 1.1 compliant receiver
- High Definition Multimedia Interface (HDMI) 1.3 compliant receiver with CEC (Consumer Electronics Control) support
- Long-cable tolerant robust receiving

High-Performance Scaling Engines

- Fully programmable shrink/zoom capabilities
- Nonlinear video scaling supports various modes including Panorama

Video Processing & Conversion

- 3D motion adaptive video de-interlacers with edge-oriented adaptive algorithm for smooth low-angle edges
- Automatic 3:2 pull-down & 2:2 pull-down detection and recovery
- MStar 3rd Generation Advanced Color Engine (MStarACE-3) automatic picture enhancement:
 - Brilliant and fresh color
 - Blue Stretch
 - Intensified contrast and details
 - Vivid skin tone
 - Sharp edge
 - Enhanced depth of field perception
 - Accurate and independent color control
- Supports sRGB and xvYCC color processing
- Supports HDMI 1.3 deep color format
- Supports enhanced and seamless color mapping for wider gamut panels
- 10-bit internal data processing
- Programmable 12-bit RGB gamma CLUT
- 3D video noise reduction
- MPEG artifact removal including de-blocking and mosquito noise reduction
- Frame rate conversion

Output Interface

- Supports up to 10-bit dual LVDS WUXGA (1920x1200) panel interface
- Supports 2 data output formats: Thin & T1 data mappings
- Compatible with TIA/EIA
- With 6/8 bits optional dithered output
- Spread spectrum output frequency for EMI suppression

CVBS Video Output

- Supports CVBS bypass output
- Built-in video encoder for encoding digital video into CVBS output


2D Graphics Engine

- Point draw, line draw, rectangle draw/fill and text draw
- BitBlit and stretch BitBlit
- Raster Operation (ROP)

Miscellaneous


- DRAM controller to support up to two 16-bit DDR2 interfaces
- Supports Common Interface for conditional access
- SPI serial interface for external SPI flash
- Parallel interface for external parallel NOR flash and NAND flash
- Build-in 10/100Mbps Ethernet Mac
- High efficiency power control module
- Two ports of USB 2.0 host controller with the flexibility for connecting external storage devices
- 505-ball TFBGA package
- Operating at 1.26V (core), 1.9V (DDR2), and 3.3V (I/O and analog)

6.1. MSTAR Block Diagram




6.2. Reset Circuit

Reset circuit using for initializing main Mstar IC. Reset condition is high and normal working condition is low for RESET pin.



7. CI INTERFACE

7.1 Block Diagram



7.1 CI Interface Power Switch


It is used for CI module supply, when Module is inserted (it means CI detect is low) This circuit is opened or closed by CI_POWER_CTRL port of main uController

8. USB INTERFACE

Main Concept IC has integrated 2 USB 2.0 interface. One of them is used for ethernet function, the other one is used for USB connectivity for last user. Last user can play video, picture and audio files. Also digital channels can be record to external storage device by this interface. All SW files can be updated with interface.

USB circuit has 3 main parts

- Integrated USB 2.0 Host interface of D3 (U157)
- Protection IC (U145)
- Over Current Protection IC (U149)



9. DDR2 SDRAM 8M × 4 BANKS × 16 BIT (W9751G6JB) (U154, U155)

9.1. General Description

The W9751G6JB is a 512M bits DDR2 SDRAM, organized as 8,388,608 words × 4 banks × 16 bits. This device achieves high speed transfer rates up to 1066Mb/sec/pin (DDR2-1066) for general applications. W9751G6JB is sorted into the following speed grades: -18, -25 and -3. The -18 is compliant to the DDR2-1066/CL7 specification. The -25 is compliant to the DDR2-800 (5-5-5) or DDR2-800 (6-6-6) specification. The -3 is compliant

to the DDR2-667 (5-5-5) specification. All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CLK rising and CLK falling). All I/Os are synchronized with a single ended DQS or differential DQS- DQS pair in a source synchronous fashion.

9.2. Features

- Power Supply: VDD, VDDQ = 1.8 V \pm 0.1 V
- Double Data Rate architecture: two data transfers per clock cycle
- CAS Latency: 3, 4, 5, 6 and 7
- Burst Length: 4 and 8
- Bi-directional, differential data strobes (DQS and DQS) are transmitted / received with data
- Edge-aligned with Read data and center-aligned with Write data
- DLL aligns DQ and DQS transitions with clock
- Differential clock inputs (CLK and CLK)
- Data masks (DM) for write data
- Commands entered on each positive CLK edge, data and data mask are referenced to both edges of DQS
- Posted CAS programmable additive latency supported to make command and data bus efficiency
- Read Latency = Additive Latency plus CAS Latency (RL = AL + CL)
- Off-Chip-Driver impedance adjustment (OCD) and On-Die-Termination (ODT) for better signal quality
- Auto-precharge operation for read and write bursts
- Auto Refresh and Self Refresh modes
- Precharged Power Down and Active Power Down
- Write Data Mask
- Write Latency = Read Latency - 1 (WL = RL - 1)
- Interface: SSTL_18

9.3. Electrical Characteristics

SYM.	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
VDD	Supply Voltage	1.7	1.8	1.9	V	1
VDDL	Supply Voltage for DLL	1.7	1.8	1.9	V	5
VDDQ	Supply Voltage for Output	1.7	1.8	1.9	V	1, 5
VREF	Input Reference Voltage	0.49 x VDDQ	0.5 x VDDQ	0.51 x VDDQ	V	2, 3
VTT	Termination Voltage (System)	VREF - 0.04	VREF	VREF + 0.04	V	4

9.4. Pinning

1	2	3	4	5	6	7	8	9
VDD	NC	VSS		A		VSSQ	$\overline{\text{UDQS}}$	VDDQ
DQ14	VSSQ	UDM		B		UDQS	VSSQ	DQ15
VDDQ	DQ9	VDDQ		C		VDDQ	DQ8	VDDQ
DQ12	VSSQ	DQ11		D		DQ10	VSSQ	DQ13
VDD	NC	VSS		E		VSSQ	$\overline{\text{LDQS}}$	VDDQ
DQ6	VSSQ	LDM		F		LDQS	VSSQ	DQ7
VDDQ	DQ1	VDDQ		G		VDDQ	DQ0	VDDQ
DQ4	VSSQ	DQ3		H		DQ2	VSSQ	DQ5
VDDL	VREF	VSS		J		VSSDL	CLK	VDD
	CKE	$\overline{\text{WE}}$		K		$\overline{\text{RAS}}$	$\overline{\text{CLK}}$	ODT
NC	BA0	BA1		L		$\overline{\text{CAS}}$	$\overline{\text{CS}}$	
	A10/AP	A1		M		A2	A0	VDD
VSS	A3	A5		N		A6	A4	
	A7	A9		P		A11	A8	VSS
VDD	A12	NC		R		NC	NC	

BALL NUMBER	SYMBOL	FUNCTION	DESCRIPTION
M8,M3,M7,N2,N8,N3,N7,P2,P8,P3,M2,P7,R2	A0–A12	Address	Provide the row address for active commands, and the column address and Auto-precharge bit for Read/Write commands to select one location out of the memory array in the respective bank. Row address: A0–A12. Column address: A0–A9. (A10 is used for Auto-precharge)
L2,L3	BA0–BA1	Bank Select	BA0–BA1 define to which bank an ACTIVE, READ, WRITE or PRECHARGE command is being applied.
G8,G2,H7,H3,H1,H9,F1,F9,C8,C2,D7,D3,D1,D9,B1,B9	DQ0–DQ15	Data Input / Output	Bi-directional data bus.
K9	ODT	On Die Termination Control	ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM.
F7,E8	LDQS, $\overline{\text{LDQS}}$	LOW Data Strobe	Data Strobe for Lower Byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. LDQS corresponds to the data on DQ0–DQ7. $\overline{\text{LDQS}}$ is only used when differential data strobe mode is enabled via the control bit at EMR (1)[A10 EMRS command].
B7,A8	UDQS, $\overline{\text{UDQS}}$	UP Data Strobe	Data Strobe for Upper Byte: Output with read data, input with write data for source synchronous operation. Edge-aligned with read data, center-aligned with write data. UDQS corresponds to the data on DQ8–DQ15. $\overline{\text{UDQS}}$ is only used when differential data strobe mode is enabled via the control bit at EMR (1)[A10 EMRS command].
L8	$\overline{\text{CS}}$	Chip Select	All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external bank selection on systems with multiple ranks. $\overline{\text{CS}}$ is considered part of the command code.
K7,L7,K3	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$	Command Inputs	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ (along with $\overline{\text{CS}}$) define the command being entered.
B3,F3	UDM LDM	Input Data Mask	DM is an input mask signal for write data. Input data is masked when DM is sampled high coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading.
J8,K8	CLK, $\overline{\text{CLK}}$	Differential Clock Inputs	CLK and $\overline{\text{CLK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of $\overline{\text{CLK}}$. Output (read) data is referenced to the crossings of CLK and $\overline{\text{CLK}}$ (both directions of crossing).
K2	CKE	Clock Enable	CKE (registered HIGH) activates and CKE (registered LOW) deactivates clocking circuitry on the DDR2 SDRAM.
J2	VREF	Reference Voltage	VREF is reference voltage for inputs.
A1,E1,J9,M9,R1	VDD	Power Supply	Power Supply: 1.8V ± 0.1V.
A3,E3,J3,N1,P9	VSS	Ground	Ground.
A9,C1,C3,C7,C9,E9,G1,G3,G7,G9	VDDQ	DQ Power Supply	DQ Power Supply: 1.8V ± 0.1V.
A7,B2,B8,D2,D8,E7,F2,F8,H2,H8	VSSQ	DQ Ground	DQ Ground. Isolated on the device for improved noise immunity.
A2,E2,L1,R3,R7,R8	NC	No Connection	No connection.
J7	VSSDL	DLL Ground	DLL Ground.
J1	VDDL	DLL Power Supply	DLL Power Supply: 1.8V ± 0.1V.

Headphone Amplifier-TDA1308

The TDA1308 is an integrated class AB stereo headphone driver.

- Power supply maximum 60 mW to 32Ω (THD<0.1%)
- 5V single supply
- SNR 110 dB
- Power supply ripple rejection

- Typically 3 mA supply current at no load
 - No switch ON/OFF clicks
 - Excellent power supply ripple rejection
 - Low power consumption
 - Short-circuit resistant
 - High performance
- high signal-to-noise ratio
high slew rate
low distortion
- Large output voltage swing.

Pin configuration and description is given in Figure 16 and Table 18.

SYMBOL	PIN	DESCRIPTION
OUTA	1	output A
INA(neg)	2	inverting input A
INA(pos)	3	non-inverting input A
V _{SS}	4	negative supply
INB(pos)	5	non-inverting input B
INB(neg)	6	inverting input B
OUTB	7	output B
V _{DD}	8	positive supply




Table 18: Pin configuration

Figure 19: Pin configuration

INB (pos) and INA (pos) are connected to a reference voltage 2.5 V by dividing VDD supply. INA (neg) and INB (neg) is connected to HEADPHONER, HEADPHONEL outputs of VCTH. Those audio outputs are parallel to LINE_OUT connectors. Headphone has also detection property from the connector. It is controlled by VCTH GPIO pin “HP Detect”.

Demodulators

MSB1210

The MSB1210 is the world's 1st hybrid demodulator to receive both analog terrestrial TV and digital TV signals. It contains the state of the art Signal Processing to offer high quality reception of analog terrestrial TV signals compliant with PAL B(G), PAL I standards. It also contains a superior COFDM demodulator. It can be used in all 2K, 4K and 8K modes with 5,6,7 and 8 MHz channels and is capable of receiving all modes of transmission.

The device includes a high performance 11 bit A/D converter capable of accepting direct IF at 36 or 44 MHz. It can also support low IF and ZIF signaling. Sampling rates required for all these frequencies in OFDM channels can be generated from a single 24MHz crystal.

The device demodulates standard- and high-definition television signals according to European digital television broadcast standards (terrestrial TV). Analog TV broadcasts are translated to baseband video and digital audio output signals.

Features

- Integrated DVB-T Receiver
 - Compliant with DVBT(ETSI ET 300 744)
 - Nordig-Unified, D-Book, E-Book IEC62002 compliant
 - Supports single or dual AGC control
 - CCI and ACI rejection capability
- Integrated VIF Receiver
 - Multistandard analog TV receiver applications
 - Digital low IF architecture
 - Maximum IF gain of 48dB
- Support for legacy analog standards:
 - ATV PAL/SECAM/NTSC VIF demodulator
 - ATV PAL/SECAM/NTSC (FM/A2, AM, BTSC,SAP, EIA-J, NICAM) audio demodulator/decoder
 - FM Radio with RDS / RBDS
- Comfortable software drivers for integration of tuner and demodulator
- Interfaces:
 - IF and (optional) RF gain control outputs to tuners and sense input for tuner output signal
 - Parallel and serial MPEG_TS outputs
 - Analog CVBS and SIF output
 - I2S digital audio output (8-49 kHz with 16/32 bit per sample) for analog TV audio
 - I2C master/slave interface
 - Secondary I2C interface for tuner control
 - JTAG
 - GPIO
- Frontend integration and flexibility:
 - AGC controls: RF-AGC, IF-AGC
 - Support for low- / near-zero-IF

Block Diagram




Figure 20: MSB1210 Block Diagram




Figure 21: MSB1210 Application Circuit

MSB1222

The MSB1222 contains a superior COFDM demodulator that is Nordig Unified 1.0.3/2.0, D-Book5.0, E-Book, DVB-T compliant. It can be used in all 2K, 4K and 8K modes with 5, 6, 7 and 8 MHz channels and is capable of receiving all modes of transmission.

The MSB1222 also includes a QAM demodulator which supports 16, 32, 64, 128 and 256 QAM while being compliant to DVB-C, ITU_T J.83 Annex A/C and China GY/T 170-2001.

The device includes low-power, high performance A/D converters capable of accepting direct IF at 36/44 MHz. Furthermore, it supports low IF and ZIF signaling.

Features

- DVB-T Demodulator
 - Compliant with DVB-T
 - All digital demodulation and timing recovery loops
 - CCI and ACI rejection capability
 - Impulse-Noise suppression
 - Direct 36MHz, 44MHz IF sampling scheme from tuner
- DVB-C Demodulator
 - Compliant with DVB-C(EN300429) and ITU-T J.83 Annex A/C
 - Supports symbol rates up to 7M Baud
 - Single IF filter bandwidth for all symbol rates
- Configurable parallel/serial MPEG2 transport stream interface
- Supports I2C interface




Figure 22: MSB1222 Block Diagram




Figure 23: MSB1222 Application Circuit

CXD2820D

The Sony CXD2820R is a combined DVB-T2, DVB-T and DVB-C demodulator that conforms to the ETSI EN 302-755 (second generation Terrestrial) ETSI EN 300-744 (Terrestrial) and ETSI EN 300-429 (Cable) standards.

The CXD2820R is a DVB-T2 demodulator offering class-leading performance, optimised BOM requiring no external memory and low processor overhead. It includes a

highly integrated dual-core DVB-T and DVB-C demodulator which complies with all relevant European performance standards.

Features

- Supports all DVB-T2 modes, including
 - Single and multiple-PLPs
 - SISO and MISO transmission
- Simple API
 - Fully-automatic acquisition
 - Fully-automatic L1-signalling decoding
 - Automatic guard-interval detection
 - Automatically-calculated constant-rate TS output (using L1 signalling and ISSY)
- Acquisition range $\pm 857\text{kHz}$
- Stream processor for automatic common- and data-PLP combination
- Null-packet insertion
- Access to channel echo profile and constellation via I2C
- Single, 41MHz crystal (can be shared with CXD2813R analogue demod IC)
- High performance differential signal ADC
- RF power level monitor ADC
- Low IF and high IF (36MHz) mode input
- Fast 400kHz I2C compatible bus interface
- Quiet I2C interface for dedicated tuner control
- Automatic IF AGC and optional programmable RF AGC/GPIO functions
- Configurable parallel and serial MPEG-2 TS outputs with smoothing buffer
- 3.3V, 2.5V, 1.2V supplies
- Temperature range -20°C to $+85^{\circ}\text{C}$ • 64 pin exposed-pad LQFP 10mm x 10mm package
- RF power level monitor ADC
- 64 pin exposed-pad LQFP 10mm x 10mm package





Figure 24: CXD2820D Block Diagram

10. SERVICE MENU SETTINGS

In order to reach service menu, First Press “**MENU**” Then press the remote control code two times, which is “**4725**”.


In first screen following items can be seen:




10.1. Video Settings

VIDEO SETTINGS

RF AGC SECAM		3
RF AGC NEIGHBOUR NO IMAGE NO		3
RF AGC NEIGHBOUR NO IMAGE YES		3
RF AGC NEIGHBOUR YES IMAGE NO		6
RF AGC NEIGHBOUR YES IMAGE YES		6
RF AGC TEST		3
ADC Calibration Source	EXT-1	
ADC Calibration R Gain		82
ADC Calibration G Gain		82
ADC Calibration B Gain		81
ADC Calibration R Offset		0
ADC Calibration G Offset		0
ADC Calibration B Offset		0


  Change Value  Back  Exit

10.2. Audio Settings



10.3. Options

Options-1



Option	Value
Auto TV OFF	4 h
Power Up Mode	Last State
BacklightTrick Mode	Yes
Cable Support	No
EPG Type	2
Hotel Mode	Yes
LCN	No
PC Standby	Yes
Stby Search	Yes
Test Tool	Yes
Local Key	KeyPad
Volume Level	15

Read-only RETR/BACK Back MENU Exit


Options-2

OPTIONS 2

Aps Sorting	Enabled
Dynamic Menu	Disabled
EPG Menus	Enabled
Transparent Text	Enabled
HDMI Number	2
HDMI Auto Switch	Enabled
Rc Type	Rc3900
DCF ID	4851.dcf
Touchpad Sw Version	0

 Read-only  Back  Exit

10.4. Tuning Settings




10.5. Source Settings

SOURCE SETTINGS	
SCART	Yes
SCART2	No
SCART2-S	No
SIDE AV	Yes
SCART-S	Yes
HDMI1	Yes
HDMI2	Yes
HDMI3	No
HDMI4	No
YPbPr	Yes
VGA/PC	Yes
BluRay	No

 Read-only  Back  Exit

10.6. Diagnostic



The screenshot shows a blue background with white text. At the top, a black bar with a green border contains the word "DIAGNOSTIC" in white. Below this, a list of diagnostic tests is shown, each with its result in a grey box. The tests and their results are: Remote control test (OK), UHF test (OK), VHF test (OK), Factory reset (OK), Tuner I2C (OK), IF I2C (OK), HDMI I2C (NOK), Ethernet (NOK), EDID status (NOK), HDCP status (NOK), DDR Settings (NOK), CI+ credentials (NOK), and MAC address (ff:ff:ff:ff:ff:ff). At the bottom, there is a footer with the text "Press any key to test", a "RETRAC" button, the word "Back", a "MENU" button, and the word "Exit".

Test	Result
Remote control test	OK
UHF test	OK
VHF test	OK
Factory reset	OK
Tuner I2C	OK
IF I2C	OK
HDMI I2C	NOK
Ethernet	NOK
EDID status	NOK
HDCP status	NOK
DDR Settings	NOK
CI+ credentials	NOK
MAC address	ff:ff:ff:ff:ff:ff

Press any key to test **RETRAC** Back **MENU** Exit

10.7. USB Operations


USB operations option can not be used directly. It can be used for updating panel tool, hw configuration etc.

11. SOFTWARE UPDATE

In MB61 project there is only one software. From following steps software update procedure can be seen:

1. MB61_en.bin, mboot.bin and usb_auto_update_T4.txt documents should copy directly inside of a flash memory(not in a folder).
2. Put flash memory to the tv when tv is powered off.
3. Power on the and wait when the tv is opened.
4. If First Time Installation screen comes, it means software update procedure is successful.


STBY_ON/OFF should be low for standby on condition, please check R74.



12.2. CI Module Problem


Problem: CI is not working when CI module inserted.

Possible causes: Supply, supply control pin, detect pins, mechanical positions of pins
CI supply should be 5V when CI module inserted. If it is not 5V please check LED3 or PIX2 pin, this pin should be low.



Please check mechanical positions of CI module.


Detect ports should be low. If it is not low please check CI connector pins, CI module pins and 3V3_VCC on MB61.



12.3. Led Blinking Problem

Problem: LED blinking, no other operation


This problem indicates a short on Vcc voltages. Protect pin should be logic high while normal operation. When there is a short circuit protect pin will be logic low. If you detect logic low on protect pin, unplug the TV set and control voltage points with a multimeter to find the shorted voltage to ground.



12.6. USB Problems

Problem: USB is not working or no USB Detection.

Check USB Supply, It should be nearly 5V. Also USB Enable should be logic high.



12.9. Standby On/Off Problem

Problem:


Device cannot boot, TV hangs in standby mode.

There may be a problem about power supply. Check 12V_VCC, 5V_VCC and 3V3_VCC with a voltage-meter. Also there may be a problem about SW. Try to update TV with latest SW. Additionally it is good to check SW printouts via hyper-terminal (or Teraterm). These printouts may give a clue about the problem.

DVD Problems

Problem: DVD is not working.


Check that DVD source is selected in Service menu. Check supply voltage of DVD namely 12V_VCC.









12.10. No Signal Problem

Problem: No signal in TV mode.






Check tuner supply voltage; 5V_TUN. Check tuner options are correctly set in Service menu. Check AGC voltage at RF_AGC pin of tuner.





Samsung/Ntune






This part must be placed near the tuner















CI INTERFACE




U1 MSD9WB7GX

PCM_D0	AD20	P_D0
PCM_D1	AC20	P_D1
PCM_D2	AE20	P_D2
PCM_D3	AA14	P_D3
PCM_D6	AD14	P_D6
PCM_D7	AE14	P_D7
PCM_D5	AC14	P_D5
PCM_D4	AB14	P_D4
PCM_A0	AB19	P_A0
PCM_A1	AC19	P_A1
PCM_A2	AD19	P_A2
PCM_A3	AE19	P_A3
PCM_A4	AA13	P_A4
PCM_A5	AB13	P_A5
PCM_A6	AC13	P_A6
PCMWAIT/CI_WACK	AB10	P_WAIT_N
PCM_A8	AE13	P_A8
PCM_A9	AA12	P_A9
PCM_IOW/CI_WR	AB8	P_IOWR_N
PCM_A11	AC12	P_A11
PCM_A7	AD13	P_A7
PCM_A12	AD12	P_A12
CI_RST	AC18	P_RESET
PCM_IRQ/CI_INT	AB7	P_IRQA_N
PCMOEN	AC6	P_OE_N
PCM_IOR/CI_RD	AA8	P_IORD_N
PCM_A10	AB12	P_A10
PCM_CEN/CI_CS	AA10	P_CE_N
PCM_WEN	AC11	P_WE_N
PCM_A14	AB11	P_A14
CI_CD	AA20	P_CD_N
PCM_A13	AE12	P_A13
PCMREG/CI_CLK	AE20	P_REG_N
TS1DATA	V22	TS1DATA
TS1VALID	Y22	TS1VALID
TS1SYNC	W22	TS1SYNC
TS1CLK	U22	TS1CLK






19" TO 22" FFC OPTIONS



26" UT FFC OPTIONS




LVDS CABLE



SINGLE LVDS FFC OPTIONS





SHORT CCT PROTECTION

